Skip to content

Latest commit

 

History

History
8 lines (5 loc) · 193 Bytes

README.md

File metadata and controls

8 lines (5 loc) · 193 Bytes

Fast Fibonacci in Verilog

Fast Fibonacci in Verilog ECE 111 Spring 2014

Cycle Count: N-2 Cycles required for Fib(N)

Clock Speed: 522.74MHz or 1.9129969ns per cycle